



## A 128-channel CMOS Optoelectronic Receiver IC Array for Short-Range LiDAR Sensors

Yejin Chon<sup>1,2</sup>, Shinhae Choi<sup>1,2</sup>, and Sung Min Park<sup>1,2</sup>

<sup>1</sup>Division of Electronic & Semiconductor Engineering, Ewha Womans University, Seoul, 03760 Korea


<sup>2</sup>Grauate Program in Smart Factory, Ewha Womans University, Seoul, 03760 Korea

### INTRODUCTION

#### Short-range LiDAR sensors

- ✓ LiDAR optoelectronic AFE for monitoring the elderly people in home-environments
- ✓ Time-of-Flight (ToF) mechanism for real-time range detection
- ✓ Compact, low-power, low-cost solution required
- ✓ Detection range: 33.7 cm to 18.4 meters


### OEIC ARCHITECTURE




#### CMOS 128-channel Optoelectronic Receiver Array (ORA)

- ✓ An amplitude-to-voltage (A2V) detects and amplifies small input currents
- ✓ A time-to-voltage (T2V) measures large photocurrents based on time intervals
- ✓ On-chip P<sup>+</sup>/NW/DNW CMOS APD lowers cost and simplifies integration

#### On-chip P<sup>+</sup>/NW/DNW APD




- ✓ Photocurrents extracted from P<sup>+</sup> contacts
- ✓ N-well contacts tied to AC-ground
- ✓ Shallow Trench Isolation (STI) exploited as guard ring
- ✓ Octagonal design to avoid edge breakdown
- ✓ Diameter of the optical window = 40 μm




#### Proposed Fully Differential TIA (FD-TIA)

- ✓ Cross-coupled NMOS source-follower incorporated to boost the output swing
- ✓ Differential transimpedance gain as high as the feedback resistor ( $R_f$ )
- ✓ Dummy APD exploited for the circuit symmetry
- ✓ Variable feedback resistor for extended dynamic range

### CHIP PHOTO




#### Test setups



### MEASURED RESULTS

#### Output Signal



✓ 8-row outputs

✓ single-row outputs

### PERFORMANCE SUMMARY

Parameters	This work
Technology (μm)	0.18 CMOS
# of channels	128
Input current range	1.0 μA <sub>pp</sub> ~ 1.1 mA <sub>pp</sub>
A2V Range	2.61 ~ 18.4 meters
T2V Range	0.337 ~ 2.92 meters
Power dissipation (per channel)	10.1 mW
Core area (mm <sup>2</sup> )	280 x 100 μm <sup>2</sup>

### ACKNOWLEDGMENTS

This work was partly supported by the Institute of Information & Communications Technology Planning & Evaluation(IITP)-ITRC(Information Technology Research Center) grant funded by the Korea government(MSIT) (IITP-2025-RS-2020-II201847) and the National Research Foundation (NRF), Korea, under project BK21 FOUR. The EDA tool and chip fabrication were supported by the IC Design Education Center.